

TP85N04Q

N-CHANNEL ENHANCEMENT MOSFET

Feature

40V,65A


$R_{DS(ON)} < 5.9m\Omega @ V_{GS}=10V$ TYP 5.0 m Ω

$R_{DS(ON)} < 10m\Omega @ V_{GS}=4.5V$ TYP 7.5 m Ω

Advanced Trench Technology

Lead free product is acquired

Excellent $R_{DS(ON)}$ and Low Gate Charge




Schematic Diagram

Application

PWM applications

Load Switch

Power management



Marking and pin Assignment

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity (PCS)
85N04Q	TP85N04Q	PDFN3X3-8L	13 inch	-	5000

ABSOLUTE MAXIMUM RATINGS ($T_a=25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Value	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current ($T_a=25^{\circ}C$)	I_D	65	A
Continuous Drain Current ($T_a=100^{\circ}C$)	I_D	41	A
Pulsed Drain Current ⁽¹⁾	I_{DM}	260	A
Singel Pulsed Avalanche Energy ⁽²⁾	E_{AS}	96	mJ
Power Dissipation	P_D	48	W
Thermal Resistance from Junction to Case ⁽⁴⁾	$R_{\theta JC}$	2.6	$^{\circ}C/W$
Junction Temperature	T_J	150	$^{\circ}C$
Storage Temperature	T_{STG}	-55~ +150	$^{\circ}C$

MOSFET ELECTRICAL CHARACTERISTICS($T_a=25^{\circ}\text{C}$ unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Type	Max	Unit
Static Characteristics						
Drain-source breakdown voltage	V _{(BR)DSS}	V _{GS} = 0V, I _D =250μA	40	-	-	V
Zero gate voltage drain current	I _{DSS}	V _{DS} =40V, V _{GS} = 0V	-	-	1	μA
Gate-body leakage current	I _{GSS}	V _{GS} =±20V,V _{DS} = 0V	-	-	±100	nA
Gate threshold voltage ⁽³⁾	V _{GS(th)}	V _{DS} =V _{GS} , I _D =250μA	1	1.5	2.5	V
Drain-source on-resistance ⁽³⁾	R _{DS(on)}	V _{GS} =10V, I _D =30A	-	5.0	5.9	mΩ
		V _{GS} =4.5V, I _D =20A	-	7.5	10	
Dynamic characteristics						
Input Capacitance	C _{iss}	V _{DS} =20V, V _{GS} =0V, f =1MHz	-	2956	-	pF
Output Capacitance	C _{oss}		-	225	-	
Reverse Transfer Capacitance	C _{rss}		-	197	-	
Switching characteristics						
Turn-on delay time	t _{d(on)}	V _{DD} =20V, I _D =30A, R _L =1Ω V _{GS} =10V, R _G =3Ω	-	8	-	ns
Turn-on rise time	t _r		-	16	-	
Turn-off delay time	t _{d(off)}		-	21	-	
Turn-off fall time	t _f		-	10	-	
Total Gate Charge	Q _g	V _D S=20V, I _D =30A, V _G S=10V	-	46	-	nC
Gate-Source Charge	Q _{gs}		-	7.2	-	
Gate-Drain Charge	Q _{gd}		-	8.8	-	
Source-Drain Diode characteristics						
Diode Forward voltage ⁽³⁾	V _{DS}	V _{GS} =0V, I _S =1A	-	-	1.2	V
Diode Forward current ⁽⁴⁾	I _S		-	-	65	A

Notes:

1. Repetitive Rating: pulse width limited by maximum junction temperature
2. EAS Condition: $T_J = 25^{\circ}\text{C}, V_{DD} = 20V, R_G = 25\Omega, L = 0.5mH$
3. Pulse Test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
4. Surface Mounted on FR4 Board, $t \leq 10\text{ sec}$

Test Circuit




Figure1:Gate Charge Test Circuit & Waveform




Figure 2: Resistive Switching Test Circuit & Waveforms




Figure 3:Unclamped Inductive Switching Test Circuit & Waveforms

Figure1: Output Characteristics




Figure 2: Typical Transfer Characteristics




Figure 3: On-resistance vs. Drain Current




Figure 4: Body Diode Characteristics




Figure 5: Gate Charge Characteristics




Figure 6: Capacitance Characteristics




Figure 7: Normalized Breakdown Voltage vs. Junction Temperature




Figure 8: Normalized on Resistance vs. Junction Temperature




Figure 9: Maximum Safe Operating Area




Figure 10: Maximum Continuous Drain Current vs. Case Temperature





Figure.11: Maximum Effective Transient Thermal Impedance, Junction-to-Case



PDFN3X3-8L Package Information

