

TPG21271 300V Current Sensing Single Channel MOSFET/IGBT Driver

1 Features and Benefits

- Floating channel designed for bootstrap operation
- Fully operational to +300 V
- 3.3V, 5V and 15V input logic compatible
- dV/dt noise Immunity ± 50 V/nsec
- Allowable negative Vs capability: -5V
- Output in phase with input
- Gate drive supply range from 8V to 22V
- Undervoltage lockout for both channels
--UVLO 6.8V/7.2V
- Propagation delay
--Ton/Toff = 150ns/150ns
- Wide operating temperature range -40°C ~125°C
- Fault lead indicates shutdown has occurred
- RoSH compatible
- SOIC8(S)

2 Application

- Motor control and drive
- Robot technology
- Fast charging of electric vehicles


3 Description

The TPG21271 is a high voltage, high speed power MOSFET and IGBT driver. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL outputs, down to 3.3V. The protection circuitry detects over-current in the driven power transistor and terminates the gate drive voltage. An open drain FAULT signal is provided to indicate that an over-current shutdown has occurred. The output driver features a high pulse current buffer stage designed for minimum cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side or low side configuration which operates up to 300 volts.

Device information

Part Number	Package	Body size
TPG21271	SOIC8	4.9mm*3.9mm

Functional Block Diagram



4 Selection Guide

Part Number	Input logic	Overcurrent threshold	Undervoltage threshold	Ron,FLT	Ton/Toff (ns)	IO+/IO- (mA)
TPG21271	IN, $\overline{\text{FAULT}}$	1.8V	6.8V/7.2V	125ohm	150/150	300/600

5 Ordering Guide

Part Number	Package	Package	SPQ
TPG21271	SOIC8	Tape & Reel	4K

6 Revision history

Version	Content	Time
V1.0	Create	2022.01.06
V1.1	Update maximum working voltage	2022.09.29
V1.2	Add instructions for setting overcurrent protection resistors	2023.10.31

7 Function Pin Description




Figure7-1 8-Pin SOIC8 Top view

Table7-1 Lead Definitions

Number	Symbol	Description
1	V _{CC}	Power supply
2	IN	Logic input for high side gate driver output (HO), in phase
3	$\overline{\text{FAULT}}$	Indicates over-current shutdown has occurred,negative logic
4	V _{SS}	Logic ground
5	V _S	High side floating supply return
6	CS	Current sense input to current sense comparator
7	HO	High side gate drive output
8	V _B	High side floating supply

8 Product specifications

8.1 Absolute Maximum Ratings

Exceeding the limit maximum rating may cause permanent damage to the device. All voltage parameters are rated with reference to VSS and an ambient temperature of 25°C.

Symbol	Definition	MIN.	MAX.	Units
V_B	High side floating supply	-0.3	322	V
V_S	High side floating supply return	$V_B - 22$	$V_B + 0.3$	
V_{HO}	High side gate drive output	$V_S - 0.3$	$V_B + 0.3$	
V_{CC}	Low side and main power supply	-0.3	22	
V_{IN}	Logic input of IN	-0.3	$V_{CC} + 0.3$	
V_{FLT}	$\overline{\text{FAULT}}$ output voltage	-0.3	$V_{CC} + 0.3$	
V_{CS}	Current sense voltage	$V_S - 0.3$	$V_B + 0.3$	
dV_S/dt	Allowable Offset Supply Voltage Transient	—	50	V/ns

8.2 ESD rating

Symbol	Definition	MIN.	MAX.	Units
ESD	HBM Model	2	—	kV
	Machine Model	500	—	V

8.3 Rated power

Symbol	Definition	MIN.	MAX.	Units
P_D	Package Power Dissipation @ $T_A \leq 25^\circ\text{C}$	—	0.625	W

8.4 Thermal information

Symbol	Definition	MIN.	MAX.	Units
R_{thJA}	Thermal Resistance, Junction to Ambient	--	200	$^\circ\text{C/W}$
T_J	Junction Temperature	—	150	$^\circ\text{C}$
T_S	Storage Temperature	-55	150	
T_L	Lead Temperature (Soldering, 10 seconds)	—	300	

8.5 Recommended Operating Conditions

For proper operation, the device should be used under the following recommended conditions. The bias ratings of V_S and V_{SS} are measured at a supply voltage of 15V, and unless otherwise specified, the ratings of all voltage parameters are referenced to V_{SS} and the ambient temperature is 25°C.

Symbol	Definition	MIN.	MAX.	Units
V_B	High side floating supply	$V_S + 8$	$V_S + 20$	V
V_S	High side floating supply return	-5	300	
V_{HO}	High side gate drive output	V_S	V_B	
V_{CC}	Low side and main power supply	8	20	
V_{IN}	Logic input of IN	0	V_{CC}	
V_{FLT}	FAULT output voltage	0	V_{CC}	
V_{CS}	Current sense signal voltage	V_S	$V_S + 5$	
T_A	Ambient temperature	-40	125	°C

Note1: Transient negative V_S can be used for V_{SS} -50V with a pulse width of 50ns, guaranteed by design.

8.6 Electrical Characteristics

Valid for temperature range at $T_A = 25^\circ\text{C}$, $V_{CC} = V_B = 15\text{V}$, $C_L = 1\text{nF}$, unless otherwise specified

8.6.1 Dynamical electrical characteristics

Symbol	Definition	MIN.	TYP.	MAX.	Units	Test Condition
t_{ON}	Turn-on propagation delay	—	150	250	ns	$V_S = 0\text{V}$
t_{OFF}	Turn-off propagation delay	—	150	250	ns	$V_S = 300\text{V}$
t_R	Turn-on rise time	—	80	130	ns	
t_F	Turn-off fall time	—	40	70	ns	
t_{BL}	Start-up blanking time	550	750	950	ns	
t_{CS}	CS shutdown propagation delay	—	65	360	ns	
t_{fit}	CS to FAULT pull-up propagation delay	—	270	510	ns	

8.6.2 Static electrical characteristics

Valid for temperature range at $T_A = 25^\circ\text{C}$, $V_{CC} = V_B = 15\text{V}$, $C_L = 1\text{nF}$, unless otherwise specified.

Symbol	Definition	MIN.	TYP.	MAX.	Units	Test Condition
V_{IH}	Logic "1"(IN) input voltage	2.5	—	—	V	$V_{CC} = 10\text{V to } 20\text{V}$
V_{IL}	Logic "0" (IN) input voltage	—	—	0.8	V	
V_{CSTH+}	CS input positive going threshold	1.5	1.8	2.1	V	
V_{BSUV+}	VBS supply UVLO threshold	6.3	7.2	8.2	V	
V_{BSUV-}		6.0	6.8	7.7	V	
I_{LK}	High-side floating supply leakage current	—	—	50	μA	$V_B = V_S = 300\text{V}$
I_{QBS}	Quiescent VB supply current	—	300	800	μA	$V_{IN} = 0\text{V or } 5\text{V}$
I_{QCC}	Quiescent VCC supply current	—	60	120	μA	$V_{IN} = 0\text{V or } 5\text{V}$
I_{CS+}	"High"CS bias current	—	—	5	μA	CS=3V
I_{CS-}	"High"CS bias current	—	—	5	μA	CS=0V
V_{OH}	High level output voltage, VBIAS - VO	—	—	0.2	V	$I_O = 2\text{mA}$
V_{OL}	Low level output voltage, VO	—	—	0.1	V	
I_{IN+}	Logic "1" Input bias current	—	7	15	μA	$V_{IN} = 5\text{V}$
I_{IN-}	Logic "0" Input bias current	—	0	5	μA	$V_{IN} = 0\text{V}$
I_{O+}	Output high short circuit pulsed current	200	300	—	mA	$V_O = 0\text{V}$ $PW \leq 10\mu\text{s}$
I_{O-}	Output low short circuit pulsed current	420	600	—	mA	$V_O = 15\text{V}$ $PW \leq 10\mu\text{s}$
$R_{on,FLT}$	FAULT-low on resistance	—	125	—	Ω	

9 Function Description




Figure 9-1 TPG21271 Input and output timing waveform




Figure 9-2 Switching Time Waveform Definition




Figure 9-3 Start-up Blanking Time Waveform Definitions




Figure 9-4 CS Shutdown Waveform Definitions




Figure 9-5 CS to FAULT Waveform Definitions

10 Description

10.1 Function Block Diagram




Figure10-1 Function Block Diagram of TPG21271

10.2 Application message




Figure10-2 Typical application circuit of TPG21271

To Calculate the resistor values use the following guidelines.

R_g is the gate resistor, and the value is chosen to optimize switching speed and switching losses.

R_1 is typically chosen to be 10k (12V Vbs)/22k (15V Vbs)/33k (18V Vbs); this high value helps to minimize the increased miller capacitance effect from diode D1, and makes sure there is not significant current being drawn from the HO output. Note diode D1 must have the same characteristics as the bootstrap diode.

When the HO output goes high MOSFET (or it could be an IGBT) Q1 turns on. Now point X in fig 10-2) will be pulled down to a voltage which equals the voltage across the FET (V_{DS}) plus the voltage across diode D1.

Therefore in an overload condition we want to shut down the driver output when the voltage across the FET (or IGBT) Q1 equals a set limit that indicates on overload condition has occurred (for example 8V).

Therefore with a 8V Vds on Q1. V_{D1} is typically 1.2V for a small 1A ultra fast recovery diode.

$$V_X = V_{D1} + V_{DS}$$

$$V_X = 1.2 + 8$$

$$V_X = 9.2V$$

For a TPG21271 the CS pin threshold is 1.8V, therefore we need to divide V_X , so that when $V_X = 11.2V$, then $V_Y = 1.8V$.

$$V_Y = V_X \cdot R_3 / (R_2 + R_3) \quad \text{let } R_2 = 33k$$

$$R_3 = 6.319K$$

11. Package Information

SOIC-8 Package Dimensions

Size Symbol	MIN(mm)	TYP(mm)	MAX(mm)	Size Symbol	MIN(mm)	TYP(mm)	MAX(mm)
A	-	-	1.75	D	4.70	4.90	5.10
A1	0.10	-	0.225	E	5.80	6.00	6.20
A2	1.30	1.40	1.50	E1	3.70	3.90	4.10
A3	0.60	0.65	0.70	e	1.27BSC		
b	0.39	-	0.48	h	0.25	-	0.50
b1	0.38	0.41	0.43	L	0.50		
c	0.21	-	0.26	L1	1.05BSC	-	-
c1	0.19	0.20	0.21	θ	0	-	8°

SOIC -8 Package Outlines

