

# TPG2183 700V Half Bridge MOSFET/IGBT Gate Driver

## 1 Features and Benefits

- Floating channel designed for bootstrap operation
- Fully operational to +700 V
- 3.3V, 5V and 15V input logic compatible
- Tolerant to negative transient voltage dV/dt immune
- Allowable negative Vs capability: -9V
- Gate drive supply range from 10V to 20V
- Separate logic supply range from 3.3V to 20V
- Undervoltage lockout for both channels
- Matched propagation delay for both channels
- Wide operating temperature range -40°C ~125°C
- Typically output Source/Sink current capability: 4A/4A
- RoSH compatible

## 3 Description


The TPG2183 is a high voltage, high speed power MOSFET drivers with dependent high and low-side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3 V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET in the high-side configuration which operates up to 700 V.

## Device information

Part Number	Package	Body size
TPG2183	SOIC8	4.9mm x 3.9mm

## 2 Application

- UPS Universal inverter
- Half-bridge and full-bridge converters in AC and DC power supplies
- High-density switching power supplies for servers, telecommunications, IT and industrial infrastructure
- Solar inverter and motor driver



## 4 Selection Guide

Part No.	High-side in ut	Low-side in ut	Anti-cross	Dead-time	VBS UVLO	Ton/Toff (ns)	IO+/IO- (A)
TPG2183	HIN	LIN	YES	400ns	YES	130/130	4.0/4.0

## 5 Ordering Guide

Part Number	Input logic	Package	Package	SPQ
TPG2183	G2183 XXXXXX	SOIC8	Tape & Reel	4000

## 6 Revision history

Version	Content	Time
V1.0	Create	2021.11.29
V2.0	Product features and application information	2022.03.17

## 7 Function Pin Description




Figure 7-1 8-Pin SOIC8 Top view

Table 7-1 Lead Definitions

Number	Symbol	Description
1	HIN	Low side and logic fixed supply
2	LIN	Logic input for high side gate driver output (HO), in phase
3	COM	Logic input for low side gate driver output (LO), in phase
4	LO	Low side return
5	VCC	Low side gate drive output
6	VS	High side floating supply return
7	HO	High side gate drive output
8	VB	High side floating supply

## 8 Product specifications

### 8.1 Absolute Maximum Ratings

Exceeding the limit maximum rating may cause permanent damage to the device. All voltage parameters are rated with reference to COM and an ambient temperature of 25°C.

Symbol	Definition	MIN.	MAX.	Units
V <sub>B</sub>	High side floating supply	-0.3	725	V
V <sub>S</sub>	High side floating supply return	V <sub>B</sub> - 25	V <sub>B</sub> + 0.3	
V <sub>HO</sub>	High side gate drive output	V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3	
V <sub>CC</sub>	Low side and main power supply	-0.3	25	
V <sub>LO</sub>	Low side gate drive output	-0.3	V <sub>CC</sub> + 0.3	
V <sub>IN</sub>	Logic input (HIN, LIN)	-0.3	V <sub>CC</sub> + 0.3	

### 8.2 ESD rating

Symbol	Definition	MIN.	MAX.	Units
ESD	HBM Model	1.5	—	kV
	Machine Model	500	—	V

### 8.3 Rated power

Symbol	Definition	MIN.	MAX.	Units
P <sub>D</sub>	Package Power Dissipation @ TA ≤ 25°C	—	0.625	W

### 8.4 Thermal information

Symbol	Definition	MIN.	MAX.	Units
R <sub>thJA</sub>	Thermal Resistance, Junction to Ambient	—	200	°C /W
T <sub>J</sub>	Junction Temperature	—	150	°C
T <sub>S</sub>	Storage Temperature	-55	150	
T <sub>L</sub>	Lead Temperature (Soldering, 10 seconds)	—	300	

### 8.5 Recommended Operating Conditions

For proper operation, the device should be used under the following recommended conditions. The bias ratings of VS and COM are measured at a supply voltage of 15V, and unless otherwise specified, the ratings of all voltage parameters are referenced to COM and the ambient temperature is 25°C.

Symbol	Definition	MIN.	MAX.	Units
V <sub>B</sub>	High side floating supply	VS + 10	VS + 20	V
V <sub>S</sub>	High side floating supply return	-9	700	
V <sub>HO</sub>	High side gate drive output	V <sub>S</sub>	V <sub>B</sub>	
V <sub>CC</sub>	Low side and main power supply	10	20	
V <sub>LO</sub>	Low side gate drive output	0	V <sub>CC</sub>	
V <sub>IN</sub>	Logic input of HIN & LIN	0	V <sub>CC</sub>	
T <sub>A</sub>	Ambient temperature	-40	125	°C

## 8.6 Electrical Characteristics

Valid for temperature range at  $T_A = 25^\circ\text{C}$ ,  $V_{CC}=V_B = 15\text{V}$ ,  $C_L=1\text{nF}$ , unless otherwise specified

### 8.6.1 Dynamical electrical characteristics

Symbol	Definition	MIN.	TYP.	MAX.	Units	Test Condition
$t_{ON}$	Turn-on propagation delay	—	130	220	ns	VS=0
$t_{OFF}$	Turn-off propagation delay	—	130	220		VS=0V or 700V
$t_{sd}$	Shutdown propagation delay	—	130	220		
$t_R$	Turn-on rise time	—	40	60		
$t_F$	Turn-off fall time	—	20	35		VS=0V
DT	Deadtime	280	400	520		
MT	Matched propagation time delay	—	—	50		
MDT	Matched deadtime delay	—	—	60		

### 8.6.2 Static electrical characteristics

Symbol	Definition	MIN.	TYP.	MAX.	Units	Test Condition
$V_{CCUV+}$	VCC supply UVLO threshold	8	8.9	9.8	V	
$V_{CCUV-}$		7.4	8.2	9.0		
$V_{CCUVHYS}$	hysteresis of $V_{CC}$ UVLO	—	0.7	—	V	
$V_{BSUV+}$	VBS supply UVLO threshold	8	8.9	9.8		
$V_{BSUV-}$		7.4	8.2	9.0		
$V_{BSUVHYS}$	hysteresis of $V_{BS}$ UVLO	—	0.7	—	$\mu\text{A}$	
$I_{LK}$	High-side floating supply leakage current	—	—	50		VB=VS=700V
$I_{QBS}$	Quiescent VB supply current	—	50	100	$\mu\text{A}$	VIN=0V or 5V
$I_{QCC}$	Quiescent VCC supply current	—	150	240		
$V_{IH}$	Quiescent VDD supply current	2.5	—	—	V	
$V_{IL}$	Logic “1” input voltage	—	—	0.8		
$V_{OH}$	Logic “0” input voltage	—	—	1.4	V	
$V_{OL}$	High level output voltage, VBIAS - VO	—	—	0.1		
$I_{IN+}$	Low level output voltage, VO	—	25	60	$\mu\text{A}$	HIN=5V, /LIN=0V
$I_{IN-}$	Logic “1” Input bias current	—	—	2		HIN=0V, /LIN=5V
$I_{O+}$	Logic “0” Input bias current	3.0	4.0	—	A	$V_o=0\text{V}$ $PW \leq 10\mu\text{s}$
$I_{O-}$	Output high short circuit pulsed current	3.0	4.0	—		$V_o=15\text{V}$ $PW \leq 10\mu\text{s}$

## 9 Function Description




Figure 9-1 TPG2183 Input and output timing waveform




Figure 9-2 Propagation Time Waveform Definition




Figure 9-3 Matched propagation time delay Waveform Definition

## 10 Description

### 10.1 Function Block Diagram




Figure 10-1 Function Block Diagram of TPG2183

### 10.2 Application message




Figure 10-2 Typical application circuit of TPG2183

## 11. Package Information

### SOIC-8 Package Dimensions

Size Symbol	MIN(mm)	TYP(mm)	MAX(mm)	Size Symbol	MIN(mm)	TYP(mm)	MAX(mm)
A	-	-	1.75	D	4.70	4.90	5.10
A1	0.10	-	0.225	E	5.80	6.00	6.20
A2	1.30	1.40	1.50	E1	3.70	3.90	4.10
A3	0.60	0.65	0.70	e		1.27BSC	
b	0.39	-	0.48	h	0.25	-	0.50
b1	0.38	0.41	0.43	L		0.50	
c	0.21	-	0.26	L1	1.05BSC		
c1	0.19	0.20	0.21	θ	0	-	8°

### SOIC-8 Package Outlines

